

High-Efficiency 1MHz, 2A Continuous, 2.5A Peak, Output Synchronous Step Down Converter

Features

- Low R_{DS(ON)} for internal switches (top/bottom) 100mΩ/70mΩ, 2.0A
- 2.7-5.5V input voltage range
- 2A continuous, 2.5A peak load current
- 1MHz switching frequency minimizes the external components
- Internal soft start limits the inrush current
- 100% dropout operation
- No latch off output voltage protection
- RoHS Compliant and Halogen Free
- Compact package with DFN2*2-8

Descriptions


The DIO6082 is a high-efficiency 1MHz synchronous step-down DC-DC regulator IC capable of delivering up to 2.5A peak output current.

The DIO6082 operates over a wide input voltage ranging from 2.7V to 5.5V and integrate main switch and synchronous switch with very low $R_{\text{DS(ON)}}$ to minimize the conduction loss. Low output voltage ripple and small external inductor and capacitor sizes are achieved with 1MHz switching frequency.

Applications

- LCD TV
- Set Top Box
- Net PC
- Mini-Notebook PC
- Access Point Router

Function Block



Ordering Information

Order Part Number	Top Marking		T _A		Package	
DIO6082CN8	6083	RoHS	-40 to 85°C	DFN2*2-8	Tape & Reel, 3000	



Pin Assignments




Figure 1 Pin Assignment (Top View)

Pin Definitions

Pin Name	Description				
FB	Output Feedback Pin. Connect this pin to the center point of the output resistor divider (as shown in Figure 1) to program the output voltage: Vout=0.6*(1+R1/R2).				
PG	Power good indicator. When the output voltage exceeds 90% of regulation point, it becomes open drain; low otherwise.				
IN	Power Input				
SGND	Signal Ground				
NC	No Connect				
LX	Inductor pin. Connect this pin to the switching node of inductor.				
EN	Enable control. Pull high to turn on. Do not float.				
PGND	Power Ground				



Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Rating" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Parameter			Rating	Unit	
Supply Voltage (V+ – V-)			6.0	V	
Enable, FB Voltage			V _{IN} +0.6	V	
Power Dissipation, P _D @ T _A = 25°C, DFN2*2-8			1	W	
Dackage Thermal Peciatones	θ _{JA}		120	°C/W	
Package Thermal Resistance	θ _{JC}		8.2	C/VV	
Storage Temperature Range			-65 to 150	°C	
Junction Temperature Range			150	°C	
Lead Temperature Range			260	°C	
FOD	НВМ,	JEDEC: JESD22-A114	4000	V	
ESD	MM, J	EDEC: JESD22-A115	200	V	
Dynamic LX Voltage in 50ns Duration			V _{IN} +3 to GND-4	V	

Recommend Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended Operating conditions are specified to ensure optimal performance to the datasheet specifications. DIOO does not Recommend exceeding them or designing to Absolute Maximum Ratings.

Parameter	Rating	Unit	
Supply Voltage	2.7 to 5.5	V	
Junction Temperature Range	-40 to 125	°C	
Ambient Temperature Range	-40 to 85	°C	



Electrical Characteristics

 V_{IN} = 3.6V, V_{OUT} = 2.5V, L = 2.2uH, C_{OUT} = 22uF, T_A = 25°C, I_{MAX} = 1A unless otherwise specified.

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
V _{IN}	Input Voltage Range		2.7		5.5	V
IQ	Quiescent Current	I _{OUT} =0, V _{FB} =V _{REF} · 105%		80		μA
I _{SHDN}	Shutdown Current	EN=0		0.1	1	μA
V_{REF}	Feedback Reference Voltage		0.588	0.6	0.612	V
I _{FB}	FB Input Current	V _{FB} =V _{IN}	-50		50	nA
R _{DS(ON)} ,P	PFET R _{ON}			100		mΩ
R _{DS(ON)} ,N	NFET Ron			70		mΩ
I _{LIM}	PFET Current Limit		3.2			Α
V_{ENH}	EN Rising Threshold		1.5			V
V_{ENL}	EN Falling Threshold				0.4	V
V _{UVLO}	Input UVLO Threshold				2.7	٧
V _{HYS}	UVLO Hysteresis			0.2		V
Fosc	Oscillator Frequency	I _{OUT} =500mA		1		MHz
	PG High Delay Time			0.1	1	uS
$V_{FB,HV}$	PG Rising Threshold			0.54		٧
$V_{FB,LV}$	PG Under-voltage Threshold			0.54		V
	PG Under-voltage Delay Time			20		uS
$V_{FB,OV}$	PG Over-voltage Threshold		0.69	0.72	0.75	٧
V_{OVP}	Over-voltage Protection Threshold		0.69	0.72	0.75	٧
Tov	Over-voltage Deglitch Timeout		10	20	30	μs
V _{SCP}	Short Circuit Protection Latch Off Threshold			0.24		٧
T _{DELAY-SC}	Short Circuit Protection Delay Time			20		μs
	Min ON Time			50		ns
	Max Duty Cycle		100			%
T _{SS}	Soft Start Time			1.2		ms
T _{SD}	Thermal Shutdown Temperature			150		°C


Specifications subject to change without notice.

2500



SGND

DIO6082



78 L

500

1000

ILoad (mA)


1500

2000


Typical Performance Characteristics

 V_{IN} = 3.6V, V_{OUT} = 2.5V, L = 2.2uH, C_{OUT} = 22uF, T_A = 25°C, I_{MAX} = 1A unless otherwise specified.

100K₹









Application Information


DIO6082 is a synchronous buck regulator IC that integrates the PWM control, top and bottom switches on the same die to minimize the switching transition loss and conduction loss. With ultra low R_{DS(ON)} power switches and proprietary PWM control, this regulator IC can achieve the highest efficiency and the highest switch frequency simultaneously to minimize the external inductor and capacitor size, and thus achieving the minimum solution footprint.

Because of the high integration in the DIO6082 IC, the application circuit based on this regulator IC is rather simple. Only input capacitor C_{IN} , output capacitor C_{OUT} , output inductor L and feedback resistors (R1 and R2) need to be selected for the targeted applications specifications.

Feedback resistor dividers R1 and R2

Choose R1 and R2 to program the proper output voltage. To minimize the power consumption under light loads, it is desirable to choose large resistance values for both R1 and R2. A value of between 100k and 1M is highly recommended for both resistors. If R2=120k is chosen, then R2 can be calculated to be

$$R_2 = \frac{0.6V}{V_{OUT} - 0.6V} R_1$$



Input capacitor C_{IN}:

With the maximum load current at 1.2A, the maximum ripple current through input capacitor is about 0.6Arms. A typical X7R or better grade ceramic capacitor with 6V rating and greater than 4.7µF capacitance can handle this ripple current well. To minimize the potential noise problem, place this ceramic capacitor really close to the IN and GND pins. Care should be taken to minimize the loop area formed by C_{IN}, and IN/GND pins.

Output capacitor Cout:

The output capacitor is selected to handle the output ripple noise requirements. Both steady state ripple and transient requirements must be taken into consideration when selecting this capacitor. For the best performance, it is recommended to use X5R or better grade ceramic capacitor with 6V rating and greater than 4.7µF capacitance.



Output inductor L:

There are several considerations in choosing this inductor.

1) Choose the inductance to provide the desired ripple current. It is suggested to choose the ripple current to be about 40% of the maximum output current. The inductance is calculated as:

$$L = \frac{V_{OUT} (1 - V_{OUT} / V_{IN, MAX})}{F_{SW} \times I_{OUT, MAX} \times 40\%}$$

where Fsw is the switching frequency and I_{OUT,MAX} is the maximum load current. The DIO6082 regulator IC is quite tolerant of different ripple current amplitude. Consequently, the final choice of inductance can be slightly off the calculation value without significantly impacting the performance.

The saturation current rating of the inductor must be selected to be greater than the peak inductor current under full load conditions.

$$I_{SAT,MIN} > I_{OUT,MAX} + \frac{V_{OUT}(1 - V_{OUT}/V_{IN}, MAX)}{2 \cdot F_{SW} \cdot L}$$

3) The DCR of the inductor and the core loss at the switching frequency must be low enough to achieve the desired efficiency requirement. It is desirable to choose an inductor with DCR<50mΩ to achieve a good overall efficiency.

Layout Design:

The layout design of DIO6082 regulator is relatively simple. For the best efficiency and minimum noise problems, we should place the following components close to the IC: C_{IN}, L, R1 and R2.

- 1) It is desirable to maximize the PCB copper area connecting to GND pin to achieve the best thermal and noise performance. If the board space allowed, a ground plane is highly desirable.
- 2) C_{IN} must be close to Pins IN and GND. The loop area formed by C_{IN} and GND must be minimized.
- 3) The PCB copper area associated with LX pin must be minimized to avoid the potential noise problem.
- 4) The components R1 and R2, and the trace connecting to the FB pin must NOT be adjacent to the LX net on the PCB layout to avoid the noise problem.
- 5) If the system chip interfacing with the EN pin has a high impedance state at shutdown mode and the IN pin is connected directly to a power source such as a Li-Ion battery, it is desirable to add a pull down 1MΩ resistor between the EN and GND pins to prevent the noise from falsely turning on the regulator at shutdown mode.

Load Transient Considerations:

The DIO6082 regulator IC integrates the compensation components to achieve good stability and fast transient responses. In some applications, adding a 22pF ceramic cap in parallel with R1 may further speed up the load transient responses and is thus recommended for applications with large load transient step requirements.



CONTACT US

Dioo is a professional design and sales corporation for high-quality and performance analog semiconductors. The company focuses on industry markets, such as, cell phone, handheld products, laptop, and medical equipment and so on. Dioo's product families include analog signal processing and amplifying, LED drivers and charger IC. Go to http://www.dioo.com for a complete list of Dioo product families

For additional product information, or full datasheet, please contact with our Sales Department or Representatives.