

120-mΩ, Quad-Channel, High-Side Switch

Features

- AEC-Q100 qualified
 - Device ambient temperature: -40°C \leq T_A \leq 125°C
 - Device junction temperature: -40°C $\leq T_{J} \leq 150$ °C
- Quad channel high-side switch with complete diagnosis and protection
 - 120 mΩ R_{DS(ON)} per channel
 - Open-drain digital output: DIA74H120A
 - Current sense analog output: DIA74H120B
- Wide input voltage range: 3.7 to 40 V
- Less than 300 nA ultra low standby current
- Diagnostics:
 - Overcurrent detection
 - Open load detection
 - Short circuit to ground and battery detection
 - Global fault with fast interrupt
- Protection:
 - Absolute temperature limitation with latch off option
 - Thermal swing protection
 - Inductive load negative voltage clamp with optimized slew rate
 - Under voltage shutdown
 - Loss of ground protection
 - Loss of battery protection
 - High accurate adjustable current limit with external resistor, ±20% at > 500 mA load

Package Information

| Part Number | Package | Body Size |
|-------------|------------|-----------------|
| DIA74H120 | EP-TSSOP28 | 9.7 mm × 4.4 mm |

Applications

- Resistive, inductive and capacitive loads
- Relay, solenoid drivers
- Surround view camera modules
- LED, bulb drivers

Description

The DIA74H120 is a fully protected, quad-channel, smart, high-side driver and housed in EP-TSSOP28 package. Every channel integrates a 120 m Ω high-voltage NMOS power FET to drive the automotive grounded loads.

The DIA74H120 offers complete protection functions. The device enables to adjust internal current limit by using external resistors, which can limit the inrush or overload current. With the current limit function, its internally integrated comprehensive overtemperature protection scheme can greatly improve the reliability of the system.

High-accuracy current sense enables to monitor the current flowing through the switch in real time so as to provide a more accurate diagnosis without further external calibration.

Simplified Schematic





Ordering Information

| Ordering Part No. | Top Marking | MSL | RoHS | TA | Package | |
|-------------------|-------------|-----|-------|----------------|------------|-------------------|
| DIA74H120AXT28 | DIAHA2A | 3 | Green | -40°C to 125°C | EP-TSSOP28 | Tape & Reel, 2500 |
| DIA74H120BXT28 | DIAHA2B | 3 | Green | -40°C to 125°C | EP-TSSOP28 | Tape & Reel, 2500 |

If you encounter any issue in the process of using the device, please contact our customer service at marketing@dioo.com or phone us at (+86)-21-62116882. If you have any improvement suggestions regarding the datasheet, we encourage you to contact our technical writing team at docs@dioo.com. Your feedback is invaluable for us to provide a better user experience.



Table of Contents

| 1. Pin Assignment and Functions | 1 |
|---|----|
| 2. Absolute Maximum Ratings | 2 |
| 3. Recommended Operating Conditions | 3 |
| 4. ESD Ratings | 3 |
| 5. Thermal Considerations | 3 |
| 6. Electrical Characteristics | 4 |
| 7. Typical Characteristic | 9 |
| 8. Block Diagram | 11 |
| 9. Function Description | 12 |
| 9.1. Current sense | 12 |
| 9.2. Adjustable current limit | 12 |
| 9.3. Inductive-load switching-off clamp | 13 |
| 9.4. Fault detection and reporting | 13 |
| 9.5. Full diagnostics | 14 |
| 9.6. Full protection | 15 |
| 9.7. Device function modes | 17 |
| 10. Application Information | 18 |
| 10.1. Detailed design | 18 |
| 10.2. Application curves | 18 |
| 11. Layout Guidelines | 18 |
| 12. Physical Dimensions: EP-TSSOP28 | 19 |



List of Figures

| Figure 1. EP-TSSOP28 - DIA74H120A (Top view) | 1 |
|--|----|
| Figure 2. EP-TSSOP28 - DIA74H120B (Top view) | 1 |
| Figure 3. Output delay related time parameters | 7 |
| Figure 4. CS delay related time parameters | 8 |
| Figure 5. Open-load blanking time | 8 |
| Figure 6. Multi-sense transition related time parameters | 8 |
| Figure 7. I _(op) vs. V _{VS} | 9 |
| Figure 8. I _(op) vs. Temperature | 9 |
| Figure 9. I _(off, diag) vs.V _{VS} | 9 |
| Figure 10. I _(off, diag) vs. Temperature | 9 |
| Figure 11. R _{DS(on)} vs. Temperature | 9 |
| Figure 12. Current sense ratio vs. I _{OUT} | 9 |
| Figure 13. Turn on | 10 |
| Figure 14. Turn off | 10 |
| Figure 15. Driving a capacitive load with adjustable current limit | 10 |
| Figure 16. Driving a capacitive load, expanded waveform | 10 |
| Figure 17. Inductive load switching-off waveform | 10 |
| Figure 18. PWM signal driving | 10 |
| Figure 19. Current-sense output-voltage curve | 12 |
| Figure 20. Protection for loss of power supply (type 1) | 16 |
| Figure 21. Protection for loss of power supply (type 2) | 16 |
| Figure 22. Reverse-current external protection (type 1) | 17 |
| Figure 23. Reverse-current external protection (type 2) | 17 |
| Figure 24. Working modes | 17 |

List of Tables

| Table 1. Diagnosis configuration | . 13 |
|----------------------------------|------|
| Table 2. Fault table | . 14 |



1. Pin Assignment and Functions



Figure 1. EP-TSSOP28 - DIA74H120A (Top view)



Figure 2. EP-TSSOP28 - DIA74H120B (Top view)

| Pin | No. | | 10 | Description | |
|-----------------|-----------------|-------------|-----|---|--|
| DIA74H120A | DIA74H120B | Pin Name | 1/0 | Description | |
| 1, 12 | 1, 12 | GND | | Ground pin | |
| 2, 19, 24 | 2, 19, 24 | NC | | No internal connection | |
| 3, 4, 5, 6 | 3, 4, 5, 6 | INx | I | Input control for channel X activation;internal pulldown | |
| 7, 8, 9, 10 | - | STx | 0 | Open-drain diagnostic status output for channel X | |
| - | 7 | SEH | I | CS channel-selection high bit; internal pulldown | |
| - | 8 | SEL | I | CS channel-selection low bit; internal pulldown | |
| - | 9 | FAULT | 0 | Global fault report with open-drain structure, ORed logic for quad-channel fault conditions | |
| - | 10 | CS | 0 | Current-sense output | |
| 11 | 11 | CL | 0 | Adjustable current limit. Connect to device GND if external current limit is not used. | |
| 13 | 13 | THER | I | Thermal shutdown behavior control, latch off or auto-retry; internal pulldown | |
| 14 | 14 | DIAG_EN | I | Enable-disable pin for diagnostics; internal pulldown | |
| 15, 16, 17, 18, | 15, 16, 17, 18, | | 0 | Output of the channel X high side-switch, connected to | |
| 25, 26, 27, 28 | 25, 26, 27, 28 | OUTX | 0 | the load | |
| 20, 21, 22, 23 | 20, 21, 22, 23 | VS | I | Power supply | |
| | | | | Connect to device GND or leave floating. | |
| - | - | Thermal pad | - | Recommend to connect to GND to improve the thermal | |
| | | | | performance. | |

Note:

(1) x = 1, 2, 3, 4.



2. Absolute Maximum Ratings

Exceeding the maximum ratings listed under Absolute Maximum Ratings when designing is likely to damage the device permanently. Do not design to the maximum limits because long-time exposure to them might impact the device's reliability. The ratings are obtained over an operating free-air temperature range unless otherwise specified.

| Symbol | Parameter | Min | Max | Unit |
|------------------|---|------|-----|------|
| | Supply voltage, t < 400 ms | | 48 | V |
| | Reverse polarity voltage ⁽¹⁾ | -36 | | V |
| | Current on GND pin, t < 400 ms | -100 | 250 | mA |
| | Voltage on INx, DIAG_EN, SEL, SEH, and THER pins | -0.3 | 7 | V |
| | Current on INx, DIAG_EN, SEL, SEH, and THER pins | -10 | | mA |
| | Voltage on STx or FAULT pins | -0.3 | 7 | V |
| | Current on STx or FAULT pins | -30 | 10 | mA |
| | Voltage on CS pin | -2.7 | 7 | V |
| | Current on CS pin | | 30 | mA |
| | Voltage on CL pin | -0.3 | 7 | V |
| | Current on CL pin | | 6 | mA |
| | Inductive load switch-off energy dissipation, single pulse, single channel ⁽²⁾ | | 40 | mJ |
| TJ | Operating junction temperature | -40 | 150 | °C |
| T _{STG} | Storage temperature | -65 | 150 | °C |

Note:

(1) Reverse polarity condition: t < 60 s, reverse current < $I_{R(2)}$, V_{INx} = 0 V, all channels reverse, GND pin 1-k Ω resistor in parallel with diode.

(2) Test condition: V_{VS} = 13.5 V, L = 8 mH, R = 0 Ω , T_J = 150°C. FR4 2s2p board, 2 × 70-µm Cu, 2 x 35-µm Cu. 600 mm² thermal pad copper area.



3. Recommended Operating Conditions

Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. The ratings are obtained over an operating free-air temperature range unless otherwise specified.

| Symbol | Parameter | Rating | Unit |
|-----------------|--|------------|------|
| V _{VS} | Supply operating voltage | 4.2 to 40 | V |
| | Voltage on INx, DIAG EN, SEL, SEH, and THER pins | 0 to 5 | V |
| | Voltage on STx and FAULT pins | 0 to 5 | V |
| | Nominal DC load current | 0 to 2.5 | А |
| T _A | Operating ambient temperature range | -40 to 125 | °C |

4. ESD Ratings

When a statically-charged person or object touches an electrostatic discharge sensitive device, the electrostatic charge might be drained through sensitive circuitry in the device. If the electrostatic discharge possesses sufficient energy, damage might occur to the device due to localized overheating.

| Model | Metric | Value | Unit |
|-------|------------------------------------|-------|------|
| НВМ | Human body model. JEDEC JS-001 | ±2000 | V |
| CDM | Charged device model. JEDEC JS-002 | ±1000 | V |

5. Thermal Considerations

The thermal resistance determines the heat insulation property of a material. The higher the thermal resistance is, the lower the heat loss. Accumulation of heat energy degrades the performance of semiconductor components.

| Symbol | Metric | Value | Unit |
|-----------------------|--|-------|------|
| R _{0JA} | Junction-to-ambient thermal resistance | 32.8 | |
| R _{θJB} | Junction-to-board thermal resistance | 21.4 | |
| R _{0JC(top)} | Junction-to-case (top) thermal resistance | 7 | °C/W |
| R _{0JC(bot)} | Junction-to-case (bottom) thermal resistance | 4.4 | |



6. Electrical Characteristics

| $5 V \le V_{VS} \le 40 V$, $-40 C \le 1 \le 150 C$, unless otherwise speci | /s < 40 V, −40°C < TJ < 150°C, unles | s otherwise s | pecified |
|--|--------------------------------------|---------------|----------|
|--|--------------------------------------|---------------|----------|

| Symbol | Parameter | Test Conditions | Min | Тур | Max | Unit |
|-------------------------|--|---|-----|------|-----|------|
| Operating vol | tage | 1 | L | | | |
| V _{VS(nom)} | Nominal operating voltage | | 4.2 | | 40 | v |
| V _{VS(uvr)} | Undervoltage turn on | V _{vs} rises up | 3.5 | 3.7 | 4.2 | V |
| V _{VS(uvf)} | Undervoltage shutdown | V_{VS} falls down | 3.0 | 3.2 | 3.7 | V |
| V _(uv,hys) | Undervoltage shutdown, hysteresis | | | 0.5 | | V |
| Operating cur | rent | | | | | |
| I _(op) | Nominal operating current | $V_{VS} = 13.5 \text{ V}, V_{INx} = 5 \text{ V},$ $V_{DIAG_{EN}} = 0 \text{ V}, I_{OUTx} = 0.5 \text{ A},$ $R_{CL} = 1 \text{ k}\Omega, \text{ all channels on}$ | | 5 | 7 | mA |
| | Stondby ourront | $V_{VS} = 13.5 \text{ V}, V_{INx} = V_{DIAG_EN} = V_{CS} =$ $V_{CL} = V_{OUTx} = THER = 0 \text{ V},$ $T_J = 25^{\circ}C$ | | | 0.3 | μΑ |
| l _(off) | Standby current | $V_{VS} = 13.5 \text{ V}, V_{INx} = V_{DIAG_EN} = V_{CS} =$ $V_{CL} = V_{OUTx} = THER = 0 \text{ V},$ $T_J = 125^{\circ}C$ | | | 5 | μΑ |
| I _(off,diag) | Standby current with diagnostic enabled | $\label{eq:VVS} \begin{split} V_{VS} &= 13.5 \ V, \ V_{INx} = 0 \ V, \\ V_{DIAG_EN} &= 5 \ V, \ V_{VS - VOUTx} > V_{(ol,off)}, \\ not \ in \ open-load \ mode \end{split}$ | | 1.5 | 3 | mA |
| t _(off,diag) | Standby mode deglitch time | IN from high to low, if deglitch time > t _(off,deg) , the device enters into standby mode. | 10 | 12.5 | 15 | ms |
| I _{lkg(out)} | Output leakage current in off-state | $V_{VS} = 13.5 V,$ $V_{INx} = V_{DIAG_{EN}} = V_{OUTx} = 0$ | | | 3 | μΑ |
| Power stage | | | | | | |
| _ | | V _{VS} ≥ 3.5 V, T _J = 25°C | | 120 | | mΩ |
| R _{DS(on)} | On-state resistance | V _{VS} ≥ 3.5 V, T _J = 150°C | | | 220 | mΩ |
| I _{CL(int)} | Internal current limit | Internal current limit value, CL pin connected to GND | 8 | | 14 | А |
| | | Internal current limit value under thermal shutdown | | 6.5 | | A |
| I _{CL(TSD)} | Current limit during thermal shutdown | External current limit value under thermal shutdown. The percentage of the external current limit setting value | | 65 | | % |

| dio | 0 | | | Vers | DIA74 ion 1.0, M | 4H120 ay 2024 |
|--|--|---|-----|------|---------------------|-------------------------|
| Vacuus | Drain-to-source internal | | 50 | 60 | 70 | V |
| V DS(clamp) | clamp voltage | | 50 | 00 | 10 | v |
| Output diode | | | | | | |
| VF | Drain-source diode voltage | IN = 0, I _{OUTx} = -0.15 A. | 0.3 | 0.7 | 0.9 | v |
| | Continuous reverse | t < 60 s, V _{INx} = 0 V, T _J = 25°C, single channel reversed, | | 2.5 | | A |
| I _{R(1)} , I _{R(2)} ⁽²⁾ | current from source to drain | t < 60 s, V_{INx} = 0 V, GND pin 1-kΩ resistor in parallel with diode. T _J = 25°C. Reverse-polarity condition, all channels reversed | | 2 | | A |
| Logic input (I | Nx, DIAG_EN, SEL, SEH, TH | IER) | | | | |
| ViH | Logic high-level voltage | | 2 | | | V |
| VIL | Logic low-level voltage | | | | 0.8 | V |
| | Logic-pip pulldown | INx, SEL, SEH, | 250 | 350 | 450 | kΩ |
| R _(logic,pd) | resistor | DIAG_EN, THER, $V_{VG} = V_{DAG}$ EN = $V_{TUED} = 5 V_{CUED}$ | 75 | 150 | 225 | kΩ |
| Diagnostics | | | | | | |
| Diagnostics | Output lookage ourrent | | | | | |
| I _{lkg(GND_loss)} | under GND loss condition | | | | 30 | μA |
| $V_{(ol,off)}$ | Open-load detection threshold | $\label{eq:IN} \begin{array}{l} IN = 0 \ V \mbox{, when } V_{VS} - V_{OUTx} < t_{(ol,off),} \\ \mbox{duration longer than } t_{(ol,off),} \mbox{ then open} \\ \mbox{load is detected, off state} \end{array}$ | 1.5 | | | v |
| I _(ol,off) | Off-state output sink current | $V_{INx} = 0 V, V_{DIAG_EN} = 5 V, V_{VS} = V_{OUTx}$ = 13.5 V, T _J =125°C, open load | -75 | | | μA |
| t _{d(ol,off)} | Open-load detection threshold deglitch time | $\label{eq:IN} \begin{array}{l} IN = 0 \ V \ \text{when} \ V_{VS} - V_{\text{OUTx}} < V_{(\text{ol,off})}, \\ \text{duration longer than} \ t_{(\text{ol,off})} \ \text{then open} \\ \text{load is detected, off state} \end{array}$ | 300 | 550 | 800 | μs |
| V _{OL(STx)} | Status low-output voltage | I _{STx} = 2 mA, DIA74H120A only | | | 0.2 | V |
| Vol(fault) | Fault low-output voltage | I _{FAULT} = 2 mA, DIA74H120B only | | | 0.2 | V |
| $t_{CL(deg)}$ ⁽²⁾ | Deglitch time when current limit occurs | $V_{INx} = V_{DIAG_EN} = 5$ V, the deglitch time from current limit toggling to FAULT, STx, CS report. | 80 | 125 | 180 | μs |
| T _{SD} | Thermal shutdown threshold | | 155 | 170 | | °C |
| T _{SD,rst} | Thermal shutdown status reset threshold | | | 140 | | °C |
| T _{sw} ⁽²⁾ | Thermal swing shutdown threshold | | | 60 | | °C |



| | Hysteresis for resetting | | | | | | | | |
|---|--|---|------------------------------------|------|--------------------------|------|--|--|--|
| T _{HYS} | the thermal shutdown or | | | 25 | | °C | | | |
| | thermal swing ⁽¹⁾ | | | | | | | | |
| Current sense (for DIA74H120B) and current limit | | | | | | | | | |
| K _(CS) | Current-sense ratio | | | 300 | | | | | |
| K _(CL) | Current-limit ratio | | | 3000 | | | | | |
| $V_{\text{CL(th)}}$ | Current limit internal threshold | | | 0.67 | | V | | | |
| | | V _{VS} = 13.5 V, I _{OUTx} ≥ 5 mA | -30 | | 30 | % | | | |
| | Current-sense accuracy, | V _{VS} = 13.5 V, I _{OUTx} ≥ 25 mA | -10 | | 10 | % | | | |
| $dK_{(CS)}/K_{(CS)}$ | $(I_{CS} \times K_{(CS)} - I_{OUTx}) / I_{OUTx}$ | V _{VS} = 13.5 V, I _{OUTx} ≥ 50 mA | -8 | | 8 | % | | | |
| | × 100 | V _{VS} = 13.5 V, I _{OUTx} ≥ 100 mA | -4 | | 4 | % | | | |
| | | V _{VS} = 13.5 V, I _{OUTx} ≥ 0.5 A | -3 | | 3 | % | | | |
| | External current limit | V _{VS} = 13.5 V, I _(limit) ≥ 0.25 A | -35 | | 35 | % | | | |
| $\begin{array}{l} dK_{(CL)} / K_{(CL)} & accuracy^{(1)} (I_{OUTx} - I_{CL} \times \\ K_{(CL)}) \times 100 / (I_{CL} \times K_{(CL)}) \end{array}$ | | V_{VS} = 13.5 V, 0.5 A ≤ I _(limit) ≤ 7 A | -20 | | 20 | % | | | |
| | Current sense voltage | V _{VS} ≥ 6.5 V | 0 | | 4 | V | | | |
| V _{CS} (lin) | linear range | 5 V ≤ V _{VS} < 6.5 V | 0 | | V _{VS} - 2.5 | V | | | |
| | Output ourront linear | $V_{VS} \ge 6.5 \text{ V}, V_{CS(lin)} \le 4 \text{ V}$ | 0 | | 2.5 | А | | | |
| I _{OUTx(lin)} ⁽²⁾ | range | $5 \text{ V} \le \text{V}_{\text{VS}} < 6.5 \text{ V},$ | 0 | | 2.5 | Δ | | | |
| | | $V_{CS(lin)} \le V_{VS} - 2.5 V$ | 0 | | 2.5 | A | | | |
| | Current-sense pin output | V _{VS} ≥ 7 V, fault mode | 4.5 | | 6.5 | | | | |
| V _{CS(H)} | voltage | 5 V \leq V _{VS} $<$ 7 V, fault mode | Min (V _{vs} -2 or 4.5) | | 6.5 | V | | | |
| I _{CS(H)} | Current-sense pin output current | V _{CS} = 4.5 V, V _{VS} = 13.5 V | 15 | 18 | | mA | | | |
| I _{lkg(CS)} | Current-sense leakage current in disabled mode | V _{DIAG_EN} = 0 V, T _J = 125°C | | | 0.5 | μA | | | |
| Switching | | | | | | | | | |
| t _{d(on)} | Delay time, V _{OUTx} 10% after VINx↑ | $V_{VS} = 13.5 \text{ V}, V_{DIAG_EN} = 5 \text{ V},$ $I_{OUTx} = 0.5 \text{ A}, \text{ IN rising edge to}$ $10\% \text{ of } V_{OUTx}$ | 20 | 50 | 90 | μs | | | |
| t _{d(off)} | Delay time, V _{OUTx} 90% after VINx↓ | $V_{VS} = 13.5 \text{ V}, V_{DIAG_EN} = 5 \text{ V},$ $I_{OUTx} = 0.5 \text{ A}, \text{ IN falling edge to}$ $90\% \text{ of } V_{OUTx}$ | 20 | 50 | 90 | μs | | | |
| dV/dt(on) | Turn-on slew rate | V_{VS} = 13.5 V, $V_{DIAG_{EN}}$ = 5 V, I_{OUTx} = 0.5 A, V_{OUTx} from 10% to 90% | 0.1 | 0.25 | 0.55 | V/µs | | | |
| dV/dt(off) Turn-off slew rate | | $V_{VS} = 13.5 \text{ V}, V_{DIAG_{EN}} = 5 \text{ V}, I_{OUTx}$ = 0.5 A. V_OUTx from 90% to 10% | 0.1 | 0.25 | 0.55 | V/µs | | | |



| t _{d(match)} | $t_{d(\text{rise})} - t_{d(\text{fall})}$ | V_{VS} = 13.5 V, I _L = 0.5 A. td, rise is the IN rising edge to V_{OUTx} = 90%. $t_{d(fall)}$ is | -100 | | 100 | μs |
|-----------------------|---|---|------|--|-----|----|
| | | the IN falling edge to $V_{OUTx} = 10\%$. | | | | |
| Current-sense | | | | | | |
| | CS settling time from | V_{VS} = 13.5 V, V_{INx} = 5 V, I_{OUTx} = 0.5 A. | | | | |
| t _{CS(off1)} | | current limit = 2 A. DIAG_EN falling | | | 20 | μs |
| | | edge to 10% of V_{CS} . | | | | |
| t _{CS(on1)} | CS settling time from | V_{VS} = 13.5 V, V_{INx} = 5 V, I_{OUTx} = 0.5 A. | | | | |
| | | current limit is 2 A. DIAG_EN rising | | | 20 | μs |
| | | edge to 90% of V_{CS} . | | | | |
| | CC aattling time from IN | V_{VS} = 13.5 V, $V_{DIAG_{EN}}$ = 5 V, | | | | |
| t _{CS(off2)} | falling edge | $I_{OUTx} = 0.5 A.$ current limit = 2 A. | 20 | | 100 | μs |
| | | IN falling edge to 10% of V_{CS} | | | | |
| | CS settling time from IN | V _{VS} = 13.5 V, V _{DIAG_EN} = 5 V, | | | | |
| t _{CS(on2)} | | I _{OUTx} = 0.5 A. current limit = 2 A. | 50 | | 180 | μs |
| | nsing edge | IN rising edge to 90% of $V_{\mbox{\scriptsize CS}}$ | | | | |
| tsEx | Multi conce transition | $V_{DIAG_{EN}}$ = 5 V, current sense output | | | | |
| | wuul-sense transition | delay when multi-sense pins SEL | | | 50 | |
| | | and SEH transition from channel to | | | 50 | μs |
| | channei | channel | | | | |

Note:

(1) External current limit accuracy is only applicable to overload conditions greater than 1.5 x the current limit setting.

- (2) Guaranteed by design.
- (3) Specifications subject to change without notice.



Figure 3. Output delay related time parameters

















7. Typical Characteristic



Figure 7. I(op) vs. V_{VS}



Figure 9. I(off, diag) vs. Vvs



Figure 11. R_{DS(on)} vs. Temperature



Figure 8. I(op) vs. Temperature



Figure 10. I(off, diag) vs. Temperature



Figure 12. Current sense ratio vs. IOUT





Figure 13. Turn on



 V_{VS} = 13.5 V, current limit = 1 A, I_{OUTx} = 0.5 A, C_{Load} = 82 µF Figure 15. Driving a capacitive load with adjustable current limit



Figure 17. Inductive load switching-off waveform





Figure 14. Turn off



 V_{VS} = 13.5 V, current limit = 1 A, I_{OUTx} = 0.5 A, C_{Load} = 82 µF *Figure 16. Driving a capacitive load, expanded waveform*



 V_{VS} = 13.5 V, current limit = 1 A, I_{OUTX} = 0.5 A, V_{INx} = 5 V at 200 Hz Figure 18. PWM signal driving



8. Block Diagram



GND

9. Function Description

9.1. Current sense

The high-accuracy current-sense function is available in the DIA74H120B, which improves real-time monitoring and enables a more accurate diagnostics without further calibration. The integrated current mirror is used to source 1 / $K_{(CS)}$ of the normal output load current. The maximum output voltage on CS pin is clamped to $V_{CS(H)}$, which is the fault voltage level.

The sense resistor value R_{CS} can be chosen to maximize the range of currents needed to be measured by the system, The R_{CS} value should be chosen based on application need.

— The maximum usable R_{CS} is bounded by the minimum voltage accepted by the external system, for the smallest load current needed to be measured by the system.

— The minimum acceptable R_{CS} value has to ensure the V_{CS} is below the $V_{CS(H)}$ value so that the system can detect faults.

— The maximum current the system wants to read needs to be below the current limit threshold, because once the current limit threshold is tripped, the V_{CS} will transmit to $V_{CS(H)}$.

As there's a fault occuring, the CS pin also works as a fault report with a pullup voltage, V_{CS(H)}. Please find more details below:



Figure 19. Current-sense output-voltage curve

9.2. Adjustable current limit

A high-accuracy current limit helps the device achieve higher reliability, which protects the power supply during short circuit or power up. If the thermal shutdown occurs, the current limit is set to $I_{CL(TSD)}$ to reduce the power dissipation on the power FET.

There are two current-limit thresholds.

— Internal current limit. The internal current limit is fixed at I_{CL(int)}. For large-transient-current applications, the CL pin is directly tied to the device GND.

- External adjustable current limit. An external resistor is used to set the current-limit threashold. R_(CL) can



 $R_{(CL)} = \frac{V_{CL(th)} \times K_{(CL)}}{I_{OUT}}$ (1)

When using a GND network that results in a level shift between the device GND and board GND, it's a must to connect the CL pin with device GND.

In case of a hard short-to-GND condition, the DIA74H120 provides a fast-trip protection to turn off the related channel before the current-limit closed loop is set up.

9.3. Inductive-load switching-off clamp

When an inductive load is switched off, the output voltage is pulled down to negative due to the inductance characteristics. Battery energy and load energy are dissipated on the high-side power switch, which leads to the large thermal variation, The power FET may break down if the voltage is not clamped during the current-decay period. To protect the power FET in this situation, internally clamp the drain-to-source voltage, V_{DS(clamp)}. For PWM-controlled inductive loads, it is recommended to add the external freewheeling circuitry to protect the device from repetitive power stressing.

Figrue 17 shows a waveform if the device driving an inductive load. On the waveform, the duration of V_{OUT} from V_{VS} to (V_{VS} - $V_{DS(damp)}$) is approximately 150 µs. When the clamp is active, the switching-off slew rate is also optimized, which helps to minimize the effects of transient power and EMI. It's also shown that the controlled slew is approximately 0.4 V/µs.

9.4. Fault detection and reporting

9.4.1. Diagnosis configuration table

The DIAG_EN pin enables or disables the diagnostic functions.

For DIA74H120B, both SEL pin and SEH pin multiplex the shared current-sense function among the four channels.

| DIAG_EN | INx | SEH | SEL | CS Activated Channel | CS, FAULT, STx | Protections & Diagnostics |
|---------|-----|-----|-----|-------------------------|-----------------|---------------------------------------|
| | Н | | | | High impodopoo | Diagnostics disabled, full protection |
| | L | - | - | - | nigir inpedance | Diagnostics disabled, no protection |
| н | | 0 | 0 | Channel 1 | - (See table 2) | |
| | | 0 | 1 | Channel 2 | | (Coo table 2) |
| | - | 1 | 0 | Channel 3 | | (See lable 2) (See lable 2) |
| | | 1 | 1 | Channel 4 | | |

| Table 1. Diagnosis | configuration |
|--------------------|---------------|
|--------------------|---------------|

9.4.2. Fault table

For DIA74H120A, four individual \overline{STx} pins report the fault conditions, each pin for its respective channel; For DIA74H120B, a global FAULT pin is used to monitor the global fault condition among all the channels When a fault condition occurs, it pulls \overline{STx} down to GND. A 3.3 or 5 V external pullup is required to match the supply level of the microcontroller.

The CS pin also works as a fault report with an internal pull-up voltage $V_{CS(H)}$.



| Table 2. Fault table | | | | | | | | |
|---|-----|------|------|--|--------------------|---------------------|----------------------|--|
| Conditions | INx | OUTx | THER | Criterion | STx ⁽¹⁾ | CS (2) | FAULT ⁽²⁾ | Fault Recovery |
| | L | L | - | - | н | 0 | н | - |
| Normal | н | н | - | - | н | In linear region | н | - |
| Overload, short to GND | н | L | - | Current limit triggered | L | V _{CS(H)} | L | Auto |
| Open load ⁽³⁾ , short to battery, reverse polarity | L | Н | - | V _{VS} - V _{OUTx} < V _(ol,off) | L | V _{CS(H)} | L | Auto |
| Thermal shutdown | Н | - | L | T _{SD} triggered | L | V _{CS(H)} | L | Output auto-retry. Fault recovers when T _J < T _{SD,rst} or when INx toggles. Output latch off. Fault recovers when INx toggles. |
| Thermal swing | н | - | - | T _{sw} triggered | L | V _{CS(H)} | L | Auto |

Note:

(1) For DIA74H120A.

(2) For DIA74H120B.

(3) An external pullup is required for open-load detection.

9.5. Full diagnostics

9.5.1. Short-circuit and overload protection

When a channel is on, the overcurrent appears in a short to GND or overload condition. If the overcurrent triggers either the internal or external current-limit threshold, the fault condition is reported out. The device heats up if no actions are taken. If there's a thermal shutdown, the current limit, I_{CL(TSD)}, keeps the power stressing on the power FET to a minimum. When the fault condition is removed, the device automatically recovers.

9.5.2. Open-load detection

When a channel on, the open-load event can be detected as an ultra-low V_{CS} on CS pin. Note that the detection is not reported on the \overline{STx} or \overline{FAULT} pins. The microcontroller must multiplex the SEL and SEH pins to detect the channel-on open-load fault proactively.

When a channel off, if an open load occurs, the output voltage is close to the supply voltage($V_{VS} - V_{OUTx} < V_{(ol,off)}$), and the fault is reported out. There is always a leakage current $I_{(ol,off)}$ present on the output. The recommended pullup resistance is 20 k Ω to offset the leakage current.

dioo

9.5.3. Short-to-battery detection

Short-to-battery has the same detection mechanism and behavior as open-load detection.

In the on-state, reverse current flows through the FET rather than the body diode, which causes less power dissipation. Therefore, the worst case occurs in the off-state.

- If $V_{OUTx} - V_{VS} < V_{(F)}$ (body diode forward voltage), no reverse current occurs.

- If $V_{OUTx} - V_{VS} > V_{(F)}$, reverse current occurs. The current must be limited to less than $I_{R(1)}$.

9.5.4. Reverse polarity detection

Reverse polarity detection also has the same detection mechanism and behavior as open-load detection.

In the on-state, the reverse current flows through the FET rather than the body diode, which causes less power dissipation. Therefore, the worst case occurs in the off-state. The reverse current must be limited to less than $I_{R(2)}$.

9.5.5. Thermal fault detection

In case of the severe power stressing cases, the device has two types of thermal fault detection to protect the device: absolute temperature protection (thermal shutdown) and dynamic temperature protection (thermal swing).

Thermal shutdown is active when the absolute temperature $T_J > T_{SD}$. When thermal shutdown occurs, the respective output turns off. The THER pin is used to configure the behavior after the thermal shutdown occurs. When the THER pin is high, thermal shutdown operates in the latch mode. The output latches off when thermal shutdown occurs. When the THER pin goes from high to low, thermal shutdown changes to auto-retry mode. The thermal shutdown fault signal is cleared after toggling the related INx pin.

Thermal swing activates when the power FET temperature is increasing sharply, that is, when $\Delta T = T_{(FET)} - T_{(Logic)} > T_{SW}$, then the output turns off. The output automatically recovers and the fault signal clears when $\Delta T = T_{(FET)} - T_{(Logic)} < T_{SW} - T_{HYS}$. Thermal swing function improves the device reliability when subjected to repetitive fast thermal variation.

9.6. Full protection

9.6.1. Undervoltage lockout (UVLO)

When V_{VS} falls down to $V_{VS(uvf)}$, the device shuts down. When V_{VS} rises up to $V_{VS(uvr)}$, the device turns on.

9.6.2. Loss-of-GND protection

When loss of GND occurs, output is shut down regardless of whether the INx pin is high or low. The device can protect against loss of device GND and loss of module GND condition.

9.6.3. Protection for loss of power supply

When loss of supply occurs, whether the input is high or low, the output is turned off.

For a resistive or capacitive load, loss of supply protection is easy to achieve due to no more power. But for a charged inductive load, the current is driven from all the I/O pins to maintain the inductance current. To



protect the system in this condition, two types of external protections are recommended: the GND network or the external free-wheeling diode.



Figure 20. Protection for loss of power supply (type 1)



Figure 21. Protection for loss of power supply (type 2)

9.6.4. Reverse-current protection

There are two conditions where the reverse current occurs: short to battery and reverse polarity.

In a short-to-battery condition, there is only reverse current through the body diode. $I_{R(1)}$ specifies the limit of the reverse current.

In a reverse-polarity condition, there are reverse currents through the body diode and the device GND pin. $I_{R(2)}$ specifies the limit of the reverse current.

To protect the device, two types of external circuitry are recommended: adding a blocking diode and the GND network.

For type 1, an anti-reverse diode is added between the supply and VS pin. Both the IC and load are protected when it's in reverse polarity.

For type 2, the reverse current through the device GND is blocked while the reverse current through the FET is limited by the load itself. A resistor is recommended to be in parallel with the diode as a GND network. For an diode more than 100 mA, a 1-k Ω resistor is recommended to select. The diode and resistor can be shared among devices if there are multiple high-side switches. The reverse current protection diode in the GND network forward voltage should be no more than 0.6 V. On I/O pins, the resistance is recommended to be 4.7 k Ω (min). Please be noted that there will be a large power dissipation on the GND network resistor when reverse polarity of the power supply occurs, the 1206 package for resistor is recommended.





Figure 22. Reverse-current external protection (type 1)



Figure 23. Reverse-current external protection (type 2)

9.6.5. MCU I/O protection

In some severe conditions, such as the loss of battery with inductive loads, a negative pulse occurs on the GND pin can cause damage on the connected microcontroller. It's recommended to use serial resistors to protect the microcontroller. For example, 10 k Ω is recommended for 5 V microcontroller.

9.7. Device function modes

The DIA74H120 has three working modes: the normal mode, the standby mode and the the standby mode with diagnostics.



Figure 24. Working modes

10. Application Information

Important notice: Validation and testing are the most reliable ways to confirm system functionality. The application information is not part of the specification and is for reference purposes only.

The DIA74H120 can drive various resistive, inductive and capacitive loads, including low-wattage bulbs, LEDs, relays, solenoids, heaters and sub-modules. Full diagnosis and high-precision current-sense can realize intelligent control of load. The external adjustable current limit can improve the reliability of the whole system by clamping surge or overload current.

10.1. Detailed design

To maintain the 1-A nominal current within the current-sense range of 0 to 4 V, $R_{(CS)}$ can be calculated from the equation below. A 1% tolerance or better resistor is recommended for a more accurate current-sensing.

$$R_{(CS)} = \frac{V_{CS}}{I_{CS}} = \frac{V_{CS} \times K_{(CS)}}{I_{OUT}} = \frac{4 \times 300}{1} = 1200 \,\Omega$$
(2)

To set the adjustable current limit at 2 A, calculate $R_{(CL)}$ with equation below:

$$R_{(CL)} = \frac{V_{CL(th)} \times K_{(CL)}}{I_{OUT}} = \frac{2000}{2} = 1000 \,\Omega$$
(3)

For 5 V MCU, it's recommended to use 10 k Ω for I/O protection and a 10-k Ω pull up resistor.

10.2. Application curves

To find a test example of soft-start when driving a big capacitive load, please refer to Figure 15. To find an expanded waveform of the output current, please refer to Figure 16.

For the detail of a test example of PWM-mode driving, please refer to Figure 18.

11. Layout Guidelines

To prevent thermal shutdown, T_J must be less than 150°C. Though the HTSSOP package has great thermal impedance, it's still crucial for the design of the PCB layout. Good PCB design optimizes heat transfer, which is critical to the long-term reliability of the device.

The copper on the PCB enables the heat flow from package to the ambient. Thus, it's important to maximizing the copper efficiency when there's no heat sink attached to the the PCB on the other side of the package.

To optimize the thermal conductivity of the board, add as many thermal vias as possible directly below the thermal pad. All thermal vias should be plated shut or capped on the both sides of the board, preventing in solder voids. The solder coverage should be no less than 85% to ensure the reliability and performance.



12. Physical Dimensions: EP-TSSOP28







| Common Dimensions (Units of measure = Millimeter) | | | | | | | | | |
|--|--------------------|----------|------|--|--|--|--|--|--|
| Symbol | Symbol Min Nom Max | | | | | | | | |
| A | - | - | 1.20 | | | | | | |
| A1 | 0.05 | - | 0.15 | | | | | | |
| A2 | 0.90 | 1.00 | 1.10 | | | | | | |
| A3 | 0.34 | 0.44 | 0.54 | | | | | | |
| b | 0.20 | - | 0.29 | | | | | | |
| b1 | 0.19 | 0.22 | 0.25 | | | | | | |
| С | 0.13 | - | 0.18 | | | | | | |
| c1 | 0.12 | 0.13 | 0.14 | | | | | | |
| D | 9.60 | 9.70 | 9.80 | | | | | | |
| D1 | 6.20 REF | | | | | | | | |
| E | 6.20 | 6.40 | 6.60 | | | | | | |
| E1 | 4.30 | 4.40 | 4.50 | | | | | | |
| E2 | | 2.75 REF | | | | | | | |
| е | 0.55 | 0.65 | 0.75 | | | | | | |
| L | 0.45 | 0.60 | 0.75 | | | | | | |
| L1 | 1.00 REF | | | | | | | | |
| L2 | 0.25 BSC | | | | | | | | |
| R | 0.09 | - | - | | | | | | |
| R1 | 0.09 | - | - | | | | | | |
| S | 0.20 | - | - | | | | | | |
| θ | 0° | - | 8° | | | | | | |
| θ1 | 10° | 12° | 14° | | | | | | |
| θ2 | 10° | 12° | 14° | | | | | | |
| θ3 | 10° | 12° | 14° | | | | | | |
| 04 | 10° 12° 14° | | | | | | | | |



Disclaimer

This specification and information contained herein are provided on an "AS IS" basis and WITH ALL FAULTS. All product specifications, statements, information, and data (collectively, the "Information") in this datasheet or made available on the website of www.dioo.com are subject to change without notice. The customer is responsible for checking and verifying the extent to which the Information contained in this publication is applicable to his/her application. All Information given herein is believed to be accurate and reliable, but it is presented without guarantee, warranty, or responsibility of any kind, express or implied.