

High-Efficiency 3A, 20V Input Synchronous Step Down Converter

Features

- Low R_{DS(ON)} for internal switches (top/bottom)
 63mΩ/36mΩ, 3.0A
- 4.2-20V input voltage range
- High-Efficiency Synchronous-Mode
- Internal soft start limits the inrush current
- Over Current protection
- Thermal shutdown
- Available in SOT563 packages

features i

Descriptions

The DIO6958 is high-efficiency, high frequency synchronous step-down DC-DC regulator ICs capable of delivering up to 3A output currents. The DIO6958 family operate over a wide input voltage range from 4.2V to 20V and integrate main switch and synchronous switch with very low $R_{\text{DS(ON)}}$ to minimize the conduction loss.


The COT architecture with pseudo fixed switching frequency operation provides fast transient response and eases loop stabilization. Protection features include over-current protection and thermal shutdown.

The DIO6958 requires a minimal number of readily-available, standard, external components and is available in a space-saving SOT563 package.

Applications

- Portable Navigation Device
- Set Top Box
- Portable TV
- LCD TV

Function Block



Ordering Information

Order Part Number	Top Marking		T _A	Package	
DIO6958SH3	YW8	Green	-40 to 85°C	SOT563	Tape & Reel, 5000



Pin Assignments




Figure 1 Pin Assignment (Top View)

Pin Definitions

Pin Name	Description		
VIN	Power Input		
SW	Inductor pin. Connect this pin to the switching node of inductor.		
GND	Power Ground		
BS	Bootstrap. Connect a capacitor and a resistor between SW and BS pins to form a floating supply across the high-side switch driver. Recommend to use 0.1µF BS capacitor.		
EN	Enable control. Pull high to turn on. Do not float.		
FB	Output Feedback Pin. Connect this pin to the center point of the output resistor divider (as shown in Figure 1) to program the output voltage: Vout=0.8*(1+R1/R2).Add optional C2 (10pF~47pF) to speed up the transient response.		



Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Rating" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maxim rating conditions for extended periods may affect device reliability.

Parameter			Rating	Unit	
Supply Voltage (V+ – V-)			22	V	
EN, SW Voltage			V _{IN} +0.3	V	
FB Voltage			6	V	
BS Voltage	BS Voltage			V	
Power Dissipation, P _D @ T _A = 25°C, SOT563			1	W	
Deckers Thermal Decistors	ӨЈА		130	2000	
Package Thermal Resistance	θ _{JC}		60	°C/W	
Storage Temperature Range			-65 to 150	°C	
Junction Temperature Range			150	°C	
Lead Temperature Range			260	°C	
LIDM ESD. JESDOO A444	VIN Pin		±1.5	- kV	
HBM ESD, JESD22-A114	Other Pins	3	±2		

Recommend Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended Operating conditions are specified to ensure optimal performance to the datasheet specifications. DIOO does not Recommend exceeding them or designing to Absolute Maximum Ratings.

Parameter	Rating	Unit	
Supply Voltage	4.2 to 20	V	
Junction Temperature Range	-40 to 125	°C	
Ambient Temperature Range	-40 to 85	°C	




Electrical Characteristics

 V_{IN} = 12V, V_{OUT} = 1.2V, L = 2.2 μ H, C_{OUT} = 47 μ F, T_A = 25°C, I_{OUT} =1A unless otherwise specified.


Symbol	Parameter	Test Conditions		Тур	Max	Unit
V _{IN}	Input Voltage Range		4.2		20	V
IQ	Quiescent Current	I _{OUT} =0, V _{FB} =V _{REF} ·105%		140		μΑ
I _{SHDN}	Shutdown Current	EN=0		5	10	μΑ
V_{REF}	Feedback Reference Voltage		0.790	0.8	0.810	V
I _{FB}	FB Input Current	V _{FB} =3.3V	-50		50	nA
R _{DS(ON)}	Top FET R _{ON}			63		mΩ
R _{DS(ON)}	Bottom FET Ron			36		mΩ
I _{LIM}	Low side power FET current limit		3.0	4.0		Α
V _{ENH}	EN Rising Threshold		1.5			V
V _{ENL}	EN Falling Threshold				0.4	V
V _{UVLO}	V _{IN} Under-Voltage Unlock Threshold, Rising		3.7	3.94	4.18	V
f _{SW}	Switching Frequency			800		kHz
	Min ON Time			40		ns
	Min OFF Time			180		ns
T _{SS}	Soft Start Time			1		ms
T _{SD}	Thermal Shutdown Temperature			148		°C
T _{HYS}	Thermal Shutdown Hysteresis			20		°C

Specifications subject to change without notice.











Application Information


DIO6958 is a synchronous buck regulator IC that integrates the COT control, top and bottom switches on the same die to minimize the switching transition loss and conduction loss. With ultra low R_{DS(ON)} power switches and proprietary COT control, this regulator IC can achieve the highest efficiency and the highest switch frequency simultaneously to minimize the external inductor and capacitor size, and thus achieving the minimum solution footprint.

Because of the high integration in the DIO6958 IC, the application circuit based on this regulator IC is rather simple. Only input capacitor C_{IN} , output capacitor C_{OUT} , output inductor L and feedback resistors (R1 and R2) need to be selected for the targeted applications specifications.

Feedback resistor dividers R1 and R2

Choose R1 and R2 to program the proper output voltage. To minimize the power consumption under light loads, it is desirable to choose large resistance values for both R1 and R2. A value of between 10k and 1M is highly recommended for both resistors. If V_{OUT} is 3.3V, R1=40.2k is chosen, then R2 can be calculated to be 13k.

$$R_2 = \frac{0.8V}{V_{OUT} - 0.8V} R_1$$



Input capacitor C_{IN}

This ripple current through input capacitor is calculated as:

$$I_{\text{CIN_RMS}} = I_{\text{OUT}} \cdot \sqrt{D(1-D)}$$

This formula has a maximum at $V_{IN}=2V_{OUT}$ condition, where $I_{CIN_RMS}=I_{OUT}/2$. This simple worst-case condition is commonly used for DC/DC design.

To minimize the potential noise problem, place a typical X5R or better grade ceramic capacitor really close to the IN and GND pins. Care should be taken to minimize the loop area formed by C_{IN}, and IN/GND pins. In this case, a 10µF low ESR ceramic capacitor is recommended.

Output capacitor Cout

The output capacitor is selected to handle the output ripple noise requirements. Both steady state ripple and transient requirements must be taken into consideration when selecting this capacitor. For the best performance, it is recommended to use X5R or better grade ceramic capacitor greater than 22µF capacitance.



Output inductor L:

There are several considerations in choosing this inductor.

1) Choose the inductance to provide the desired ripple current. It is suggested to choose the ripple current to be about 40% of the maximum output current. The inductance is calculated as:

$$L = \frac{Vout(1 - Vout / V_{IN, MAX})}{F_{SW} \times I_{OUT, MAX} \times 40\%}$$

where Fsw is the switching frequency and I_{OUT,MAX} is the maximum load current. The DIO6958 regulator IC is quite tolerant of different ripple current amplitude. Consequently, the final choice of inductance can be slightly off the calculation value without significantly impacting the performance.

 The saturation current rating of the inductor must be selected to be greater than the peak inductor current under full load conditions.

$$I_{SAT,MIN} > I_{OUT,MAX} + \frac{V_{OUT}(1 - V_{OUT}/V_{IN,MAX})}{2 \cdot F_{SW} \cdot L}$$

3) The DCR of the inductor and the core loss at the switching frequency must be low enough to achieve the desired efficiency requirement. It is desirable to choose an inductor with DCR<50m Ω to achieve a good overall efficiency.

DIO6958 Recommended Table:

V _{OUT} (V)	R1(kΩ)	R2(kΩ)	C2(pF)	L1/ Partnumber
1	10	40	Null	2.2µH/ SWPA6045S2R2NT (VLP6045-2R2M)
1.2	20.5	41.2	Null	2.2µH/ SWPA6045S2R2NT (VLP6045-2R2M)
1.8	40.2	32.4	Null	3.3µH/ SWPA8040S3R3NT (VLP6045-3R3M)
2.5	40.2	19.1	Null	3.3µH/ SWPA8040S3R3NT (VLP6045-3R3M)
3.3	40.2	13	22 (option)	4.7μH/ SWPA8040S4R7NT (CDRH8D43-4R7)
5	40.2	7.68	22 (option)	6.8µH/ SWPA8040S6R8MT (CDRH8D43-6R8)

Layout Design:

The layout design of DIO6958 regulator is relatively simple. For the best efficiency and minimum noise problems, we should place the following components close to the IC: C_{IN}, L, R1 and R2.

- 1) It is desirable to maximize the PCB copper area connecting to GND pin to achieve the best thermal and noise performance. If the board space allowed, a ground plane is highly desirable.
- 2) C_{IN} must be close to Pins IN and GND. The loop area formed by C_{IN} and GND must be minimized.
- 3) The PCB copper area associated with SW pin must be minimized to avoid the potential noise problem.
- 4) The components R1 and R2, and the trace connecting to the FB pin must NOT be adjacent to the SW net on the PCB layout to avoid the noise problem.
- 5) If the system chip interfacing with the EN pin has a high impedance state at shutdown mode and the IN pin is connected directly to a power source such as a Li-lon battery, it is desirable to add a pull down $1M\Omega$ resistor between the EN and GND pins to prevent the noise from falsely turning on the regulator at shutdown mode.



CONTACT US

Dioo is a professional design and sales corporation for high-quality and performance analog semiconductors. The company focuses on industry markets, such as, cell phone, handheld products, laptop, and medical equipment and so on. Dioo's product families include analog signal processing and amplifying, LED drivers and charger IC. Go to http://www.dioo.com for a complete list of Dioo product families.

For additional product information, or full datasheet, please contact with our Sales Department or Representatives.